

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

B3 1. (CURRENTLY AMENDED) An apparatus comprising:

a first circuit configured to (i) receive a data signal having a first setup/hold window with respect to a clock signal and (ii) present a delayed data signal having a second setup/hold window with respect to said clock signal, wherein (i) a difference between said first setup/hold window and said second setup/hold window is configured in response to one or more of a plurality of delay times, (ii) each of said plurality of delay times is less than a period of said clock signal and (iii) said plurality of delay times provides a user configurable delay of said second setup/hold window relative to a transition of said clock signal; and

a second circuit configured to receive said delayed data signal and said clock signal.

2. (CURRENTLY AMENDED) The apparatus according to claim 1, ~~further comprising~~ wherein:

~~a said second circuit is configured to receive said data delayed signal and present a data output in response to said~~ delayed data signal and said clock signal.

3. (CURRENTLY AMENDED) The apparatus according to claim 2, wherein said second circuit comprises a register that is further configured to store said delayed data signal in response to said clock signal.

B3 4. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said first ~~delay~~ circuit further comprises an HSTL circuit configured to present a first signal in response to a said data input signal.

5. (CURRENTLY AMENDED) The apparatus according to claim 4, wherein said first ~~delay~~ circuit further comprises one or more delay circuits each configured to present an output delay signal in response to said first signal.

6. (CURRENTLY AMENDED) The apparatus according to claim 5, wherein said first ~~delay~~ circuit further comprises a switch configured to receive said one or more output delay signals and present said ~~data~~ delayed data signal.

7. (ORIGINAL) The apparatus according to claim 6, wherein said switch is further configured in response to a user configuration signal.

8. (ORIGINAL) The apparatus according to claim 7, wherein said user configuration signal comprises a setup and hold timing configuration signal.

B3 9. (ORIGINAL) The apparatus according to claim 7, wherein said user configuration signal comprises a programmable signal.

10. (ORIGINAL) The apparatus according to claim 7, wherein said user configuration signal comprises a multi-bit signal.

11. (PREVIOUSLY AMENDED) An apparatus comprising:
means for receiving a data signal having a first setup/hold window with respect to a clock signal; and

5 means for presenting a delayed data signal having a second setup/hold window with respect to said clock signal, wherein
(i) a difference between said first setup/hold window and said second setup/hold window is configured in response to one or more of a plurality of delay times, (ii) each of said plurality of delay times is less than a period of said clock signal and (iii) said
10 plurality of delay times provides a user configurable delay of said second setup/hold window relative to a transition of said clock signal.

12. (CURRENTLY AMENDED) A method for programming a ~~data~~ ~~delayed signal~~ a setup/hold window, comprising the steps of:

(A) receiving a clock signal and a data signal having a first setup/hold window with respect to a said clock signal; and

5 (B) ~~configuring~~ presenting a delayed data signal having
B3 a second setup/hold window with respect to said clock signal to a
first input of a circuit and said clock signal to a second input of
said circuit, wherein (i) a difference between said first
setup/hold window and said second setup/hold window is configured
10 in response to one or more of a plurality of delay times, (ii) each
of said plurality of delay times is less than a period of said
clock signal and (iii) said plurality of delay times provides a
user configurable delay of said second setup/hold window relative
to a transition of a clock signal.

13. (CURRENTLY AMENDED) The method according to claim
12, further comprising the steps of:

(C) storing said ~~data~~ delayed data signal and presenting
a data output signal in response to said clock signal.

14. (CANCELLED)

15. (CURRENTLY AMENDED) The method according to claim 12, wherein step (B) further comprises presenting a first signal in response to said ~~input~~ data signal.

B3

16. (ORIGINAL) The method according to claim 15, wherein step (B) further comprises presenting one or more output delay signals in response to said first signal.

17. (CURRENTLY AMENDED) The method according to claim 16, wherein step (B) further comprises receiving said one or more output delay signals and presenting said ~~data~~ delayed data signal.

18. (CURRENTLY AMENDED) The method according to claim 17, wherein step (B) further comprises switching said one or more output ~~delays~~ delay signals in response to a said user configuration signal.

19. (CURRENTLY AMENDED) The method according to claim 18, wherein said user configuration signal comprises ~~either~~ one or more of (i) a setup and hold timing configuration signal ~~or~~ and (ii) a multi-bit signal.

20. (ORIGINAL) The method according to claim 18, wherein said user configuration signal comprises a programmable signal.

B3
incl

21. (PREVIOUSLY ADDED) The apparatus according to claim

1, wherein a total of all of said plurality of delay times is less than said period of said clock.
